| Service Information | This is an error which could occur during initialization when the FPGA is programmed. It indicates that the FPGA chip's 'Init' was asserted before the configuration load was complete. It is probably due to a main head controller electronics board hardware problem. | |
| Operator Action | Call service. | |
| Causes |
| |