This error could occur when attempting to read or write satellite board registers in 'polled' mode. In the case of reading, it means a time out occurred waiting for FPGA signals to indicate a successful update from a satellite board. In the case of writing, it means a time out has occurred waiting for the holding registers for outgoing satellite values (the 'FIFO') to accept more values. It is probably due to a main head controller electronics board hardware problem or an FPGA configuration problem.
|