| Service Information | This error occurs when an FPGA read cycle completes with a flagged 'timeout' error indicating a non-responsive satellite while attempting polled communication with a satellite board. (This should error not be confused with a "HDW_FPGA_TIMEOUT3" error which indicated a timeout wating for the FPGA the satellite read cycle itself to complete). | |
| Operator Action | Call service. | |
| Causes |
| |
Home | Contact Us | Submit Troubleshooting Info | Search | Help
Output | Software Solutions | Proofing | Color, Screening and Calibration | Scanning | Digital Photography | Consumables | POS